## Daylily Design Review

February 28, 1986

**Functional Overview** 

**Enhanced Graphics Adaptor Emulation** 

**Block Diagram** 

System Timing

Memory & IO Maps

Logic

# **Functional Overview**

## Daylily provides two major functions

- Runs Mesa software
- Emulates an IBM Enhanced Graphics Adaptor

Uses existing AT peripherals excluding keyboard and display


### **Enhanced Graphics Adaptor Emulation**

## Daylily is hardware compatible with EGA


- Will respond to all EGA IO and memory addresses
  - Color Graphics Adaptor addresses
  - Monochrome Adaptor addresses
- Generates Vertical Interrupt

### Daylily will support all EGA modes of operation

- 40 x 25 Text
- 80 x 25 Text
- 320 x 200 Graphics
- 640 x 200 Graphics
- 640 x 350 Graphics



XEROX SDD	Project DayLily	Reference Block Diagram - Overall System	File DaylilyBlock.sil	Designer Colvin	Rev A	Date 2/24/86	Page 00
300	, ,						



XEROX	Project	Reference	File	Designer	Rev	Date	Page	l
SDD	DayLily	Daylily Timing Overview	DalilyTiming.sil	Colvin	Α	2/24/86	01	

	FFFFFFH
System Board ROM (64K)	FF0000H
System Board Reserved (64K)	FE0000H
Avaliable	
Achie 10 Charac (all Achies)	F00C00H
AChip IO Space (all AChips)  Avaliable	F00800H
Available	F00000H
AChip Map F (1M)	
AChip Map E (1M)	E00000H
AChip 1 (1M)	D00000H
AChip (1M)	С00000Н
	В00000Н
Expansion Memory (10M)	100000Н
System Board ROM (64K)	0F0000H
System Board Reserved (64K)	0E0000H
Expansion ROM (128K)	0C0000H
Video RAM (128K)	0A0000H
IO Channel Memory (128K)	080000H
System Board Memory (512K)	
	000000н

This is the memory map for an IBM AT with the Daylly board installed. The two AChip in itallics(2 &3) are mapped but not necessarily installed. The AChip IO registers are memory mapped in the area above F00000H as shown. Below are the address range for each AChip IO space.

AChip0 F00800H - F008FFH AChip1 F00900H - F009FFH AChip2 F00A00H - F00AFFH AChip3 F00800H - F008FFH

The Map E for the AChip is also mapped into the video RAM area at 0.0000H - 0.0000H, to allow emulation of the IBM graphics adaptor cards.

Bold lines represent Daylily memory addresses

XEROX	Project		File	Designer	Rev	Date	Page	ı
SDD	DayLily	IBM AT and Daylily Memory Map	Daylily92.sil	Colvin	Α	2/26/86	92	l

## I/O Address Map for IBM AT


<u>Hex Addr</u> 100 - 107		Hex Addr	Cama IO	Hex Addr	Surantura Ound
		200 - 207	Game IO	300 - 307	Prototype Card
108 - 10F		208 - 20F		308 - 30F	Prototype Card
110 – 117		210 - 217	<u>\$ChipReg?</u>	310 - 317	Prototype Card
118 - 11F		218 - 21F		318 - 31F	Prototype Card
120 - 127		220 - 227	SChipRea?	320 - 327	
128 - 12F		228 - 22F		328 - 32F	
130 - 137		230 - 237	SChipReq?	330 – 337	SChipReg?
138 - 13F		238 - 23F		338 - 33F	
140 – 147		240 - 247		340 - 347	
148 - 14F		248 - 24F		348 - 34F	.85
150 - 157		250 - 257		350 - 357	
158 - 15F		258 - 25F		358 - 35F	
160 - 167		260 - 267		360 - 367	Network Adaptr
168 - 16F		268 - 26F		368 - 36F	Network Adaptr
170 - 177		270 – 277		370 – 377	
178 - 17F		278 - 27F	Parallel Printer Port 2	378 - 37F	Parallel Printer Port 1
180 - 187		280 - 287		380 - 387	SDLC, bisyncronous 2
188 - 18F		288 - 28F		388 - 38F	SDLC, bisyncronous 2
190 – 197		290 – 297		390 - 397	
198 - 19F		298 - 29F		398 - 39F	
1A0 - 1A7		2A0-2A7		3A0-3A7	Bisynchronous 1
1A8 - 1AF		2A8 - 2AF		3A8 - 3AF	Bisynchronous 1
1B0 - 1B7		2B0 - 2B7		3B0 - 3B7	Mono Display & Printer Adotr
1B8 - 1BF		2B8 - 2BF	er .	3B8 - 3BF	Mono Display & Printer Adptr
1C0 - 1C7		2C0 - 2C7		3C0 - 3C7	Extended Graphics Adptr
1C8 - 1CF		2C8 - 2CF		3C8 - 3CF	Extended Graphics Adptr
1D0 - 1D7		2D0 - 2D7		3D0 - 3D7	Color/Graphics Monitor Adptr
1D8 - 1DF		2D8 - 2DF		3D8 - 3DF	Color/Graphics Monitor Adotr
1E0 - 1E7		2E0-2E7	GPIB & Data Acquisition	3E0 - 3E7	
1E8 - 1EF		2E8 - 2EF		3 <b>E</b> 8 - 3EF	
1F0 - 1F7	Fixed Disk	2F0 - 2F7		3F0-3F7	Diskette Controller
1F8 - 1FF	Fixed Disk	2F8 - 2FF	Serial Port 2	3F8 - 3FF	Serial Port 1

Daylily board responds to all underlined entries


XEROX	Project	Reference	File	Designer	Rev	Date	Page	
SDD	DayLily	IBM AT and Daylily IO Space	Daylily93.sil	Colvin	Α	2/26/86	93	

Page No.	Contents	Page No.	Contents
01	Block Diagram	17	AT Interface State Machine, and Status Generation
02	Sirius Chip	18	EGA BIOS/Boot EPROM
03	Control Store Address Bus, History Buffer Connector	19	Pullups, Spares
04	Control Store RAM	20	AT Bus Connector and Drivers
05	Sirius Output Register, Vertical Interrupt, SChip Clock	21	Platforms
06	A - Chip.0		
07	A - Chip.0 RAM		
08	A - Chip.1		
09	A - Chip.1 RAM		
10	Memory Address and Control Bus Terminators		
11	Monochrome Video Interface		
12	Dove Display Drivers		
13	IBM Display Drivers & Connectors	90	State Machine Flow Chart
14	Dove Display Connector, AChip Substrate Bias	91	State Machine State Diagram
15	AT Address and Data Bus Interface	92	Memory Map
16	Address Decode	93	Ю Мар

XEROX	Project	Reference	File	Designer	Rev	Date	Page
SDD	DayLily	Table of Contents	Daylily00.sil	Colvin	Α	2/26/86	00



XEROX	Project	Reference	File	Designer	Rev	Date	Page	l
SDD	DayLily	Block Diagram - Overall System	Daylily01.sil	Colvin	Α	2/26/86	01	ĺ



XEROX	Project	Description	File	Designer	Rev	Date	Page
SDD	DayLily	S - Chip Pinout	Daylily02.sil	Colvin	Α	2/26/86	02
							. ,

#### **Control Store Address Buffers**

NIA.03

NIA.02

NIA.01

NIA.00

D4

**D**5

D6

D7


GND

Q4

Q5

Q6

Q7




Font 4 macros:

1 = AS244#

2 = 120PLAT

3 = RASCO


	XEROX SDD	Project DayLily	Control Store Address Buffers History Bufer Connector	File Daylily03.sil	Designer Camacho Colvin	Rev A	Date <b>2/26/86</b>	Page 03
--	--------------	--------------------	--	-----------------------	-------------------------------	----------	------------------------	------------




XEROX	Project		File	Designer	Rev	Date	Page	
SDD	DayLily	Control Store RAMs	Daylily04.sil	Colvin	Α	2/26/86	04	


### Vertical Interrupt Logic

#### Sirius Clock







### Sirius Command Register



The two mode lines are used to select the desired display mode, when emulating an IBM Enhanced Graphics Adaptor. (pg 16)





<u>,'</u>	(pg 2)
<u>n</u>	**
1	
<del>.</del>	
<u>.                                    </u>	,,
,	"
_	(pg 17)

20)	BufReset'	Reset' ACH	IP Rd' ⊨		
()	SvsClk	IOPCIK	WrH'		
	0.01	10000 100000	WrL'		
	\$.2'	S2'	1		
	\$.1' \$.0'	S1'	ALE -		
)	BufBHE'	S0'	LCS'		
,	PU - UCS	BHE'	1	AReady	(pg 1
	AChipSel.0'	UCS'	ARdy	Vertint.0'	_ (pg 5
	AChipMapF'	Sel'	Vint'	Parint'	(pg 2
	AChipMapE'	MapF'	Pint'	, unit	_ (Pg -
		MapE'		MemRW.0.15	
	AA.19	1	RW15	MemRW.0.14	-
	AA.18	A19	RW14	MemRW.0.13	-
	AA.17	A18	RW13	MemRW.0.12	_
	_AA.16	A17	RW12	MemRW.0.11	_
	AD.15	A16	RW11	MemRW.0.10	_
	AD.14	AD15 AD14	RW09	MemRW.0.09	_
	AD.13	AD13	RW08	MemRW.0.08	_
	AD.12	AD12	RWH	MemRW.0.H	_
	AD.11	AD11	RW07	MemRW.0.07	
	_AD.10	AD10	RW06	MemRW.0.06	_
	AD 09	AD09	RW05	MemRW.0.05	_
	AD.08	AD08	RW04	MemRW 0.04	-
	AD.07	AD07	RW03	MemRW.0.03	_
	AD.06	AD06	RW02	MemRW.0.02	_
	AD 05	AD05	RW01	MemRW.0.01	-
	AD.04	AD04	RW00	MemRW 0 00	
	AD.03	AD03	RWL	MemRW 0.L	_
	AD 01	AD02	3.000.000	84 A -J -J - O O	
	AD.01	AD01	MAddr8	MAddr.0.8	-
	AD.00	AD00	MAddr7	MAddr.0.7	<b>-</b> F
	C v'		MAddr6	MAddr.0.6	-
	C.x'	Cx'	MAddr5	MAddr.0.5 MAddr.0.4	-
		Cy'	MAddr4	MAddr.0.3	-
	_ASH.7	Ser married and	MAddr3	MAddr.0.2	_
	ASH.6	ASH7	MAddr2	MAdde.0.1	_
	ASH.5	ASH6	MAddr1	MAddr.0.0	-
	ASH.4	ASH5	MAddr0		-
	ASH.3	ASH4	5.00	MemRAS 0.0'	
	ASH.2	ASH3	RASO'	MemCAS.0.0'	_
	ASH.1	ASH2	CASO'	MemRAS.0.1'	_
	ASH.0	ASH1	RAS1'	MemCAS.0.17	_
		ASH0	CAST		
	_A\$.15	ASB15	MWrH'	MemWr.0.H'	_
	AS.14	ASB14	MWrL'	MemWr.0.L'	
	A\$.13	ASB13	1011112		
	_AS.12	ASB12	RespU'	Resp.U'	
	AS.11	ASB11	RespV'	Resp.V'	_
	_AS.10	ASB10	nesp*		
	AS 09	ASB09	HSync	AChipHSvnc	_ (pg 11
	AS.08	ASB08	VSync	<b>AChipVSync</b>	_ "
	AS.07	ASB07	-,	VC 4 0	<b>.</b>
	AS.06	ASB06	Vid3	Vid.3	_ (pg ! 1
	AS.05	ASB05	Vid2	Vid.2	- "
	AS.04	ASB04	Vid1	Vid.1	- "
	AS 03	ASB03	Vid0	Vid.0	-
	AS.02	ASB02			
	AS.01	ASB01	Spare4		
	A\$.00	ASB00	Spare3		
)	DotCIk		Spare2		
		DClock	Spare1		
		1	· .		

Substrate	Substr		
VCC	DVDD	IGND1	<u>GN</u> D
VCC	IVDD	IGND2	GND
VCC	PVD01		GND
VCC	PVDD2	PGND1	GND
	1		

Add 0.1uF CAPs between corresponding Vcc and GND.


Font 4 macros:

1 = AChip 2 = Power

XEROX	Project  DayLily	AChip.0	File Daylily06.sil	<sub>Designer</sub> . Colvin	Rev <b>A</b>	Date 2/26/86	Page 06	
			<u>L</u>	L	L		L	1


#### Low Byte

1 = MK257



XEROX SDD	Project  DayLily	A - Chip.0 RAM - Low Bank	<sup>File</sup> Daylily07a.sil	Designer Camacho.	Rev A	Date 2/27/86	<sub>Раде</sub> 07а
8	1		•	l Colvin	1		1


MUST NOT BE REASSIGNED!!



Font 4 macros: 1 = MK257

XEROX SDD	Project DayLily	A - Chip.0 RAM - High Bank	File Daylily07b.sil	Designer Camacho, Colvin	Rev A	Date 2/27/86	Page 07b	-
--------------	--------------------	----------------------------	------------------------	--------------------------------	----------	--------------	-------------	---


MUST NOT BE REASSIGNED!!



Font 4 macro

1 = MK257

XEROX	Project		File	Designer	Rev	Date	Page
300	DayLily	A - Chip.0 Memory Data	Dayiily07c.sil	Colvin	Α	2/27/86	07c



Add 0.1uF CAPs between corresponding Vcc and GND.


Font 4 macros.

1 = AChip 2 = Power

XEROX Project DayLily AChip.1	<sup>File</sup> Daylily08.sil	Designer Colvin	Rev <b>A</b>	Date 2/26/86	Page 08	

### Low Byte

1 = MK257




XERUX I	Project DayLily	A - Chip.1 RAM - Low Bank	<sup>File</sup> Daylily09a.sil	Camacho,		Date 2/27/86	Page 09a
---------	--------------------	---------------------------	-----------------------------------	----------	--	-----------------	-------------


MUST NOT BE REASSIGNED!!

#### Low Byte

1 = MK257





XEROX	Project	A - Chip.1 RAM - High Bank	File	Designer Camacho.		Date 2/27/86	Page OSh
SDD	DayLily	The state of the s	Daylily09b.sil	Colvin	А	2/27/86	096




Font 4 macr 1 = MK25


XEROX	Project		File	Designer	Rev	Date	Page
SDD	DayLily	A - Chip.1 Memory Data	Daylily09c.sil	Camacho, Colvin	Α	2/27/86	09c









If this scheme does not work, HP1001 diodes will be tried as terminators. This will be done via platforms.





	XEROX	Project  Daylily	Monochrome Video Interface	File Daylily11.sil	Designer Dillon, Colvin	Rev <b>Δ</b>	Date <b>2/26/86</b>	Page <b>11</b>	
L	SDD		monocine video interiace	Sayinyiiisii	Billotti, Cotvitt		225/55	'	



To prevent time varying return currents, the syncs are differential. Termination of ECL is also provided by the display monitor.

Diodes = SD103A


	Onalest.			Designa	Oo.	Data	Page
XEROX SDD	Project Daylily	Dove Display Drivers	Daylily12.sil	Designer Dillon,Colvin, Camacho	Rev A	Date 2/26/86	Page 12

#### IBM Color Connector


#### **IBM Monochrome Connector**


SecondaryR SecondaryB

GND
Intensity 6
GND
GND 7
Red
IBMHSync 8
Green
IBMVSvnc 9
Blue




The numbers in italics are the DB - 9 pin numbers







### **Substrate Bias**



### **Dove Display Connector**






#### How this Works:

The address from the 80286 is available when BALE goes high and is latched on the falling edge of BALE, which also clocks the flip - flop above enabling the address to pass thru the ALS244's to the A - Chip. This will continue until DataEn' goes low which resets the flip - flop enables the data transceivers. The direction of the transfer is controlled by Rd'

1 - ALS646 2 - AS373

XEROX	Project		File	Designer	Rev	Date	Page
SDD	DayLily	AT to AChip Address and Data Mux	Daylily15 sil	Colvin	Α	2/26/86	15
	L						L





This circuitry is the result of many iterations and many days of effort. I am not really happy with the way it turned out but it seems to work. This circuitry performs several major functions. The LS138 decodes the AChip memory address space. The top 27S29 PROM decodes the addresses for EGA display memory, the EGA BIOS EPROM, and maps memory to AChip IO addresses. This will decode both IO and memory addresses, but the AT spec says that there are no valid IO addresses in range that we are decoding (I am not sure that I believe that). The lower 27S29 PROM decodes IO to IBM EGA addresses and for the SChip register. The EGA addresses are qualified with IOR' and IOW' to verify that they are IO and not memory addresses. The PROM decodes four addresses for the SChip register, only one of these is used and is selected by a jumper on the platform shown. This allows the board address to be changed if it's address conflicts with another board in the system.

All references to EGA addresses are mapped into the AChip using the map E & F registers, they also interrupt the SChip, so the SChip can update the appropriate memory values.


Any addresses for the EGA or AChip lowers DaylilyAddr' which starts the state machine.

XEROX	Project		File	Designer	Rev	Date	Page
SDD	DayLily	Address Decode	Daylily 16. sil	Colvin	Α	2/26/86	16






This is currently implemented as a single EPROM due to board space requirements. It would be a performance win to replace this with two 2764's if they can fit on the board.





## **Spares**



_	LS1	25
	-0,	

XEROX	Project		File	Designer	Rev	Date .	Page
SDD	DayLily	Pullups and Spares	Daylily 19. sil	Colvin	Α	2/26/86	19
							L 1





\$A.00	A31	_SD.00	A9
SA.01	A30	SD 01	A8
\$A.02	A29	\$D.02	A7
\$A.03	A28	\$D.03	A6
\$A.04	A27	SD.04	A5
SA.05	A26	SD 05	A4
\$A.06	T A25	SD.06	A3
\$A.07	A24	_SD.07	A2
\$A.08	A23	SD 08	C11
\$A.09	A22	SD 09	C12
SA.10	A21	SD 10	C13
\$A.11	] A20	SD.11	C14
\$A.12	A19	\$D.12	C15
\$A.13	] A18	SD 13	C16
\$A.14	] A17	\$D.14	C17
SA.15	A16	SD.15	C18
SA.16	A15	ATCLK	B20
\$A.17	A14	ATReset	B2
SA.18	A13	BALE	B28
SA.19	A12	IOChCk'	A1
LA.17		IOChRdy	A10
LA.18	] C7	TermCnt	827
LA.19	] c6	SBHE	C1
LA.20	] cs	Master'	D17
LA.21	7 c4	DRQ.0	D9
LA.22	] c3	DRQ.1	B18
LA.23	C2	DRQ.2	B6
IRQ.03	B25	DRQ.3	B16
IRQ.04	B24	DRQ.5	D11
IRQ.05	B23	DRQ 6	D13
IRQ.06	B22	DRO.7	D15
IRQ.07	B21	DACK.0	D8
IRQ.09	B4	DACK.1	B17
IRQ.10	] D3	DACK.2	B26
IRQ.11	D4	DACK.3	B15
IRQ.12	D5	DACK.5	D10
IRQ.14		DACK.6	D12
IRQ.15	] D6	DACK.7	D14


IOR'		B14
IOM.		B13
SMemR'		B12
SMemW <sup>1</sup>		B11
MemR'		
MemW'		C9
		C10
AEN		A11
Refresh'		B19
MemCS16'	[ ]	D1
IOCS16		D2
ows		88
Osc		B30
	1 1	530
GND		
GND		B1
GND		B1 B10
GND		B10
GND GND		B10 B31
GND GND		B10 B31 D18
GND GND GND +5v		B10 B31 D18
GND GND + 5v + 5v		B10 B31 D18 B29 D16
GND GND + 5v + 5v + 5v		B10 B31 D18
GND GND +5v +5v +5v -5v		B10 B31 D18 B29 D16
GND GND +5v +5v +5v -5v -12v		B10 B31 D18 B29 D16 B3
GND GND +5v +5v +5v -5v		B10 B31 D18 B29 D16 B3 B5

1	-	LS1	25


XEROX soo	Project  DayLily	AT Bus Interface	File Daylily20.sil	Designer Colvin	 Date 2/26/86	Page 20

D14

The softcard remains inactive until a valid address for either main memory or a memory/IO request for the Enhanced Displa adaptor occurs. At that time state machine lowers the IOChRdy signal on the bus which will cause the 80286 processor to wait until the softcard is done. The state machine then enables the status lines to the A - Chip and starts cycling thru the T - states of an 80186. At T3 it will pause until it recieves the ARdy signal from the AChip.



XEROX	Project	Reference	File	Designer	Rev	Date	Page
SDD	DayLily	State Machine Flow Chart	Daylily90.sil	Colvin	Α	2/26/86	90



XEROX SDD	Project  DayLily	State Machine State Diagram	<sup>File</sup> Daylily91.sil	Designer Colvin	⊰ev A	Date 2/26/86	Page 91	